Science – Future of Lithuania / Mokslas – Lietuvos Ateitis, Vol 8, No 3 (2016)

Analysis of Frequency Synthesisers for Multistandart Wireless Transceiver

Marijan Jurgo (Vilnius Gediminas Technical University, Lithuania)
Romualdas Navickas (Vilnius Gediminas Technical University, Lithuania)


Frequency synthesiser is one of most important blocks in wire-less transceiver. Generally phase locked loop (PLL) is used as frequency synthesiser in multistandart wireless transceivers. Two main structures of PLL are conventional (mixed, charge pump) PLL and All-Digital PLL. Newest works, related to design of conventional PLLs, are oriented to minimise power consumption and chip size, increase loop bandwidth and decrease frequency locking time. Main focus of All-Digital PLLs design is to reduce quantisation noise. New figure of merit (FOM) is proposed to compare frequency synthesisers of different type. This function depends on all main parameters of frequency synthesizer for multistandart transceiver: phase noise, operation frequency, frequency tuting range, power dissipation, used area of silicon. Used CMOS technology is also assessed in proposed FOM. From the calsulated FOM value for newest published frequency synthesisers it is seen, that in nanometric technologies All-Digital frequency synthesisers are superior to conventional synthesisers. Although, performance of conventional frequency synthesisers, implemented in larger technologies (0.18 µm ir 0.13 µm), is comparable or better than performance of All-Digital synthesisers.

Article in: Lithuanian

Article published: 2016-06-29

Keyword(s): frequency synthesizer; high-frequency; phase-locked loop; volt-age-controlled oscillator; charge pump; divider; time-to-digital converter; CMOS; figure of merit.

DOI: 10.3846/mla.2016.931

Full Text: PDF pdf

Science – Future of Lithuania / Mokslas – Lietuvos Ateitis ISSN 2029-2341, eISSN 2029-2252
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 License.